Abstract-It's been quite a while since scientists are seeking for the ancestor of von Neumann computing architecture. Among the most promising candidates, memristor demonstrates advantageous characteristics, which open new pathways for the exploration of advanced computing paradigms. In this work we propose the design of a novel crossbar geometry, which is heterogeneous in terms of its cross-point devices, allowing for the realization of true in-memory digital logic computations. More specifically, it is a combination of two stacked crossbar arrays with a shared intermediate nanowire layer. The variety of available cross-points types allows the execution of parallel memristive logic computations, where the logic state variable is voltage. Moreover, the utilization of insulating patterns in the crossbar arrays, at the expense of a small area-overhead, permits the simultaneous parallel read/write memory operation of two memory words. Memory/logic operation is determined through control signals driven from the peripheral CMOS-based driving circuitry, which also comprises row/column decoders, tri-state drivers, and summing/sense amplifiers to allow for the proper programming/reading of the memristive cross-points.
I. INTRODUCTION
The memristor represents one of today's latest technological achievements in circuits and systems, demonstrating advantageous characteristics which open new pathways for the exploration of advanced computing paradigms and beyondVon Neumann architectures [1] , [2] , [3] . Most importantly, it provides with an unconventional computation framework which combines information processing and storage in the memory itself; i.e. the major distinction from the present day's computing technology [4] . Moreover, memristor-based crossbar nanoarchitectures are highly considered as candidate structures for future memory and logic applications, where the same physical devices are used either as storage elements or logic gates [5] , [6] , [7] , [8] , [9] .
Taking inspiration of the aforementioned problem and the promising perspectives of memristor devices and circuits, in this work we propose a novel crossbar geometry based on the integration of multiple crossbar topologies which are heterogeneous in terms of their cross-point devices. The heterogeneity of the proposed topology enables the computation in memory operations through an extensive reconfigurable topology.
II. PROPOSED TOPOLOGY ANALYSIS
The proposed stacked topology is a vertical integration of a full canonical crossbar with 1T1M crosspoint devices (lower crossbar topology) and one Rows and Columns alternative crossbar topology with single memristor device crosspoint stacked above the first topology (upper crossbar topology) [8] ( Fig. 1) . The upper alternative topology permits simultaneous read/write memory operations of two memory words and high voltage margins without the need of selector devices at each crosspoint. The parallel read/write operation accelerates processes like two memory word read and logic computation of the output.
Although the proposed topology can be used as a memory module, the cross-points of the vertical integrated topologies can be combined operationally in order to enable 3D binary logic gates inside the memory topology, like AND, XOR gates (Fig. 2) , where the logic state variable is voltage [10] . Appropriate control signals from the peripheral control circuits can be used to enable parallel addition or sum of products operations inside memory. With the integration of 1T1M crosspoint, as a possible crosspoint device among the heterogeneous topology, we can achieve multiple parallel binary operations with the requirement that selected memristive logic gates do not share input or output nanowires.
In memory computation can be enabled by using multiple planes of the proposed 3D topology (Fig. 3) , where different planes of the topology can be occupied for either memory/storage or logic operations. The memory and logic devices are implemented using memristor devices as computation units and selector devices (in series with the memristor devices) as reconfiguration units. The appropriate control signals are driven by CMOS peripheral circuits which include 3D decoders (row, column and plane("z-axis")) tristate drivers (enables floating operation) and summing/sense amplifiers which allow the proper programming/reading of the memristor crosspoints, in addition to restoration circuits (DAC) which for the case of binary memory/logic operation consist of buffer circuits. A simulation based validation of the topology featured operations is performed using Cadence's PSpice simulation environment. The simulation makes use of a threshold-type, voltage controlled, bipolar memristor model [10] . Fig. 3 . Section of the basic stackable topology which contains the proposed topology. Once again it is shown that an AND gate is formed if appropriate selector device of the lower 1T1M topology is activated.
III. CONCLUSION
The outcome of this work includes novel dense computing architectures based on the emerging nanotechnology of memristor devices that could be used in future nanoelectronics computing systems. The proposed circuit can be stacked multiple times creating a computing "cube" for memory and logic operations that can exhibit extensive reconfiguration capabilities with additional gains on layout of on-chip area and power. Due to the novel computing possibilities provided by the 3D integration of multiple crossbar topologies that exhibit heterogeneity through their crosspoint devices, further experimentation with the integration of nanoFETs and memristive network switches nano-crossbars should be investigated.
